Philips TMS320C6713 User Manual

Browse online or download User Manual for Car speakers Philips TMS320C6713. Philips TMS320C6713 User Manual

  • Download
  • Add to my manuals
  • Print
  • Page
    / 12
  • Table of contents
  • BOOKMARKS
  • Rated. / 5. Based on customer reviews
Page view 0
Application Report
SPRA921 - June 2003
1
TMS320C6713 Digital Signal Processor Optimized for High
Performance Multichannel Audio Systems
Roshan Gummattira, Philip Baltz,
Nat Seshan
DSP Applications
ABSTRACT
The TMS320C6713’s high performance CPU and rich peripheral set are tailored for
multichannel audio applications such as broadcast and recording mixing, home and large
venue audio decoders, and multi-zone audio distribution. The TMS320C6713 device is
based on the high-performance advanced VelociTI very-long-instruction-word (VLIW)
architecture developed by Texas Instruments (TI). The VelociTI architecture provides ample
performance to decode a variety of existing digital audio formats and the flexibility to add
future formats.
This paper will describe the following parts of the TMS32C6713 processor and their impact
on high performance multichannel audio systems:
The external peripheral architecture
The C67x CPU architectural features and performance
The real-time two-level cache architecture
The multichannel audio serial ports (McASPs)
Contents
1 Introduction 2. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
1.1 System I/O 2. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
2 C67x CPU and Instruction Set 5. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
2.1 Functional Units 5. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
2.2 Fixed and Floating Point Instruction Set 5. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
2.3 Load/Store Architecture 5. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
2.4 Benchmark Performance 5. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
3 Two-Level Cache 6. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
3.1 Cache Overview 6. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
3.2 Cache Hides Off-Chip Latency 6. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
3.3 Unified L2 for Program and Data 7. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
3.4 Real Time Features 7. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
3.4.1 Interrupt Handling 7. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
3.4.2 Real Time I/O 7. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
3.5 Cache Summary 8. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Trademarks are the property of their respective owners.
Page view 0
1 2 3 4 5 6 ... 11 12

Summary of Contents

Page 1 - Application Report

Application ReportSPRA921 - June 20031TMS320C6713 Digital Signal Processor Optimized for HighPerformance Multichannel Audio SystemsRoshan Gummattira,

Page 2 - 1 Introduction

SPRA92110 TMS320C6713 Digital Signal Processor Optimized for High Performance Multichannel Audio SystemsA typical usage for the frame sync pins is to

Page 3

SPRA92111 TMS320C6713 Digital Signal Processor Optimized for High Performance Multichannel Audio Systems6 References1. TMS320C6713 Floating-Point Digi

Page 4

IMPORTANT NOTICETexas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications,enhancements, improvemen

Page 5 - 2.4 Benchmark Performance

SPRA9212 TMS320C6713 Digital Signal Processor Optimized for High Performance Multichannel Audio Systems4 McASP 8. . . . . . . . . . . . . . . . . . .

Page 6 - 3 Two-Level Cache

SPRA9213 TMS320C6713 Digital Signal Processor Optimized for High Performance Multichannel Audio Systems• Glueless external memory interface (EMIF) cap

Page 7 - 3.4 Real Time Features

SPRA9214 TMS320C6713 Digital Signal Processor Optimized for High Performance Multichannel Audio SystemsTMS320C6713digitalsignalprocessorEMIFHostproces

Page 8 - 4.1 McASP Overview

SPRA9215 TMS320C6713 Digital Signal Processor Optimized for High Performance Multichannel Audio Systems2 C67x CPU and Instruction SetThe TMS320C6713 f

Page 9 - 4.4 McASP clock generators

SPRA9216 TMS320C6713 Digital Signal Processor Optimized for High Performance Multichannel Audio SystemsTable 1. C6713 Benchmark PerformanceAlgorithm D

Page 10 - 5 Conclusion

SPRA9217 TMS320C6713 Digital Signal Processor Optimized for High Performance Multichannel Audio Systems3.3 Unified L2 for Program and DataBy unifying

Page 11 - 6 References

SPRA9218 TMS320C6713 Digital Signal Processor Optimized for High Performance Multichannel Audio Systems3.5 Cache SummaryThe efficiency of the cache ar

Page 12

SPRA9219 TMS320C6713 Digital Signal Processor Optimized for High Performance Multichannel Audio SystemsIn the TDM synchronous transfer mode, the McASP

Comments to this Manuals

No comments